SIMATIC S5

S5-100U Programmable Controller CPU 100/102/103

Reference Guide

Order No. 6ES5 997-8MA21

Index

	Page
Explanations of the Operations List	1
Explanations of the Operands	2
Basic Operations	
Boolean Logic Operations	6
Set/Reset Operations	6
Load Operations	8
Transfer Operations	12
Timer Operations	14
Counter Operations	16
Arithmetic Operations	16 18
Comparison Operations	18
Block Call Operations Return Operations	20
"No" Operations	20
Stop Operations	22
Display Generation Operations	22
Supplementary Operations	
Boolean Logic Operations	24
Bit Operations	24
Set/Reset Operations	26
Timer and Counter Operations	28
Load and Transfer Operations	30
Conversion Operations	32
Shift Operations	32
Jump Operations	32
Other Operations	34
System Operations	
Set Operations	38
Load and Transfer Operations	38
Block Call Operations and Return Operations	38
Jump Operations	40
Arithmetic Operations	40
Other Operations	40
Machine Code Listing	42
Alphabetical Index of Operations	50
Integral Blocks	
Integral Organization Blocks	52
Integral Function Blocks	53
Integral Data Block 1	54
Evaluation of CC 1 and CC 0	56

Explanation of the Operations List

Abbreviation	Explanation							
ACCU 1	Accumulator 1 (When accumulator 1 is loaded, any existing contents are shifted into accumulator 2.)							
ACCU 2	Accumulator 2							
CC0/CC1	Condition code 0/Condition code 1							
CSF	STEP 5 control system flowchart method of representation							
Formal operand	Expression with a maximum of 4 characters. The first character must be a letter of the alphabet.							
LAD	STEP 5 ladder diagram method of represent.							
OV	Overflow. This condition code bit is set if, e.g., a numerical range is exceeded during arithmetic operations.							
PII	Process image input							
PIQ	Process image output							
RLO	Result of logic operation							
RLO Y reloaded?	The RLO does not change. The RLO cannot be combined any further. When the next binary operation takes place (but not assignment operation), the RLO is reloaded. Depending on whether the operation affects the RLO, the RLO is combined further or left unchanged according to the operation and the status of the bit that was scanned.							
RLO Y dependent? Y /	The statement is executed only if the RLO is "1". The statement is executed only on positive/negative edge change of the RLO. The statement is always executed.							
RLO Y/N affected?	The RLO is affected/not affected by the operation.							
STL	STEP 5 statement list method of represent.							

Explanation of the Operands

Abb.	Explanation		ole operand	value					
		range for CPU 100	CPU 102	CPU 103					
BN	Byte constant (fixed-point number)	- 127 to +127							
С	Counter - remanent - not remanent - for the bit test and set operations (system operat.)	0 to 7 8 to 15 0 to 15	0 to 7 8 to 127 0 to 127	0 to 7 8 to 127 0 to 127 0.0 to 127.15					
D	Data word (1 bit) - for load operations (supplementary operations) and transfer operations (system operations) - for bit test and set operations (system operations)	0.0 to 255.15							
DB	Data block	2 to 6	63	2 to 255					
DL	Data word (left byte)		0 to 255	•					
DR	Data word (right byte)	0 to 255							
DW	Data word		0 to 255						
F	Flag - remanent - not remanent		0.0 to 63.7 64.0 to 127						
FB	Function block	0 to 63	0 to 63*	0 to 255					

^{* +}integrated FBs such as CPU 103

Abb.	Explanation	Permissible operand range for	l value					
		CPU 100 CPU 102	CPU 103					
FB	Flag byte - remanent - not remanent	0 to 62 64 to 126	0 to 255 64 to 254					
FW	Flag word - remanent - not remanent	0 to 62 64 to 126	0 to 255 64 to 254					
I	Input	0.0 to 127.7	7					
IB	Input byte	0 to 127						
IW	Input word	0 to 126						
КВ	Constant (1 byte)	0 to 255						
кс	Constant (count)	0 to 999						
KF	Constant (fixed-point number)	- 32768 to +327	767					
КН	Constant (hexadecimal code)	0 to FFFF						
KM	Constant (2-byte bit pattern)	arbitrary bit pattern	(16 bits)					
KS	Constant (2 characters)	any two alphanumeric cha	aracters					
KT	Constant (time)	0.0 to 999.3	3					
KY	Constant (2 bytes)	0 to 255 (per b	yte)					

Abb.	Explanation	Permissil range for	ble operand	l value				
		CPU 100	CPU 102	CPU 103				
ОВ	Organization block for special applica- tions: 1, 2, 13, 21, 22, 31, 34, 251	O to	63	0 to 255				
РВ	Program block (with block call and return operations)	0 to	63	0 to 255				
PB/ PY*	Peripheral byte			0 to 127				
PW	Peripheral word			0 to 126				
Q	Output	0.0 to 127.7						
QB	Output byte	0 to 127						
QW	Output word	0 to 126						
RS	System data range - for load operations (supplementary operations) and transfer operations (system operations) - for bit test and set operations (system operations)		0 to 255 0.0 to 255.1	5				
SB	Sequence block			0 to 255				
Т	Timer - for the bit test and set operations (system operat.)	0 to 15	0 to 31 0.0 to 127.15					

^{*} Depending on the type of programmer used

For organization blocks (OB) For program blocks (PB)

Oper-	Permissible Operands	2 RL	O depe O affec O reloa	cted		typical Execution Time in µs				Function				
(STL)		1	2	3	CPU 100	CPU 102	CPU 103 MA02		CPU 103 MA03					
Boole	Boolean Logic Operations													
A	I, Q, F	N	Υ	N	typ.	4	1,6		0,8	Scan operand for "1" and combine with RLO through				
	T, C	IN .	'	IN	70	7	1,0		0,0	logic AND.				
AN	I, Q, F	N	Y	N	typ.	4	1,6		0,8	Scan operand for "0" and combine with RLO through				
	T, C		'		75	9	1,0		0,0	logic AND.				
0	I, Q, F	N	Y	N	typ.	4	1,6		0.8	Scan operand for "1" and combine with RLO through				
	T, C		'		75	7	1,0		0,0	logic OR.				
ON	I, Q, F	N	Y	N	typ.	4	1,6		0,8	Scan operand for "0" and combine with RLO through				
	T, C		·		80	9	.,0		0,0	logic OR.				
0		N	Υ	Y	41	7	1,6		0,8	Combine AND operations through logic OR.				
A(N	Υ	Υ	61	6	1,6		0,8	Combine expressions enclosed in parentheses through logic AND (6 nesting levels).				
0(N	Υ	Y	64	6	1,6		0,8	Combine expressions enclosed in parentheses through logic OR (6 nesting levels).				
)		N	Υ	N	51	13	1,6		0,8	Close parentheses (conclusion of a parenthetical expr.).				
Set/Re	eset Operation	าร												
S	I, Q, F	Υ	N	Υ	typ. 70	7	1,6		0,8	Set operand to "1".				

For organization blocks (OB) For program blocks (PB)

Oper-	Permissible Operands	2 RL	O depe O affec O reloa	cted	typica Execu in µs	l Ition Tir	me		Function
(STL)	· ·		3	CPU 100	CPU 102	CPU 103 MA02	CPU 103 MA03		
Set/Re	eset Operatio	ns (c	ont.)					
R	I, Q, F	Υ	N	Y	typ. 70	7	1,6	0,8	Reset operand to "0".
=	I, Q, F	N	N	Y	typ. 70	6	1,6	0,8	Assign value of RLO to operand.
Load	Operations								
L	IB	N	N	N	59	14	1,6	0,8	Load an input byte from the PII into ACCU 1.
L	QB	N	N	N	63	14	1,6	0,8	Load an output byte from the PIQ into ACCU 1.
L	IW	N	N	N	59	17	1,6	0,8	Load an input word from the PII into ACCU 1: byte n ACCU 1 (bits 8-15); byte n+1 ACCU 1 (bits 0-7)
L	QW	N	N	N	63	17	1,6	0,8	Load an output word from the PIQ into ACCU 1: byte n ACCU 1 (bits 8-15); byte n+1 ACCU 1 (bits 0-7)
L	PB/PY (PG dep.)			N			91	68	Permissible in OB2 and OB13. Load an input byte of the digital/analog inputs from the interrupt PII into ACCU 1.
L	PW			N			92	69	Permissible in OB2 and OB13. Load an input byte of the digital/analog inputs from the interrupt PII into ACCU 1.
L	FB	N	N	N	64	14	1,6	0,8	Load a flag byte into ACCU 1.

For organization blocks (OB) For program blocks (PB)

Oper-	Permissible Operands	2 RL	O depe O affec O reloa	cted	typica Execu in µs	l ition Tir	ne		Function
(STL)		1	2	3	CPU 100	CPU 102	CPU 103 MA02	CPU 103 MA03	
Load	Operations (c	ont.)							
L	FW	Ν	Z	Z	71	17	1,6	0,8	Load a flag word into ACCU 1: byte n ACCU 1 (bits 8-15); byte n+1 ACCU 1 (bits 0-7)
L	DL	N	N	Z	65	39	82	1,7	Load a data word (left-hand byte) of the current data block into ACCU 1.
L	DR	N	N	N	65	41	83	1,7	Load a data word (right-hand byte) of the current data block into ACCU 1.
L	DW	N	N	N	66	43	85	2,0	Load a data word of the cur-rent data block into ACCU 1: byte n ACCU 1 (bits 8-15); byte n+1 ACCU 1 (bits 0-7)
L	КВ	N	N	N	54	7	59	1,45	Load a constant (1-byte number) into ACCU 1.
L	KS	N	N	N	57	7	1,6	0,8	Load a constant (2 characters in ASCII format) into ACCU 1.
L	KF	N	N	N	57	7	1,6	0,8	Load a constant (fixed-point number) into ACCU 1.
L	КН	N	N	N	57	7	1,6	0,8	Load a constant (hexadecimal code) into ACCU 1.
L	KM	N	N	N	57	7	1,6	0,8	Load a constant (bit pattern) into ACCU 1.
L	KY	N	N	N	57	7	1,6	0,8	Load a constant (2-byte number) into ACCU 1.
L	KT	N	N	N	57	7	1,6	0,8	Load a constant (time in BCD) into ACCU 1.

For organization blocks (OB) For program blocks (PB)

Oper-	Permissible Operands	2 RL	O depe O affec O reloa	cted	typica Execu in µs	l ition Tir	ne		Function		
(STL)		1	2	3	CPU 100	CPU 102	CPU 103 MA02	CPU 103 MA03			
Load	Operations (c										
L	КС	N	N	N	57	7	1,6	0,8	Load a constant (count in BCD) into ACCU 1.		
L	T, C	N	N	N	typ. 70	19	1,6	0,8	Load a time or count (in binary code) into ACCU 1.		
LC	T, C	N	N	N	125	69	154	1,8	Load times or counts (in BCD) into ACCU 1.		
Trans	fer Operations	S									
Т	IB	N	N	Z	51	5	1,6	0,8	Transfer the contents of ACCU 1 to an input byte (into the PII).		
Т	QB	N	N	N	54	5	1,6	0,8	Transfer the contents of ACCU 1 to an output byte (into the PIQ).		
Т	IW	N	N	Ν	53	11	1,6	0,8	Transfer the contents of ACCU 1 to an input word (into the PII): ACCU 1 (bits 8-15) byte n; ACCU 1 (bits 0-7) byte n+1		
Т	QW	N	N	N	56	11	1,6	0,8	Transfer the contents of ACCU 1 to an output word (into the PIQ: ACCU 1 (bits 8-15) byte n; ACCU 1 (bits 0-7) byte n+1		
Т	PB/PY (PG dep.)			N	-	-1	60	37	Permissible in OB2 and OB13. Transfer the contents of ACCU 1 to the interrupt PIQ with updating of the PIQ.		

For organization blocks (OB) For program blocks (PB)

Oper-	Permissible Operands	2 RL	O depe O affec O relo	cted	typica Execu in µs	l ition Tir	ne			Function
(STL)	(STL)		2	3	CPU 100	CPU 102	CPU 103 MA02		CPU 103 MA03	
Trans	fer Operation	s (co	nt.)							
Т	PW			N			67		51	Permissible in OB2 and OB13. Transfer the contents of ACCU 1 to the interrupt PIQ with updating of the PIQ.
Т	FY	N	N	N	55	5	1,6		0,8	Transfer the contents of ACCU 1 to a flag byte.
Т	FW	N	N	N	64	11	1,6		0,8	Transfer the contents of ACCU 1 to a flag word (into the PIQ): ACCU 1 (bits 8-15) byte n; ACCU 1 (bits 0-7) byte n+1
Т	DL	N	N	N	53	31	75		1,15	Transfer the contents of ACCU 1 to a data word (left-hand byte)
Т	DR	N	N	N	57	33	78		1,15	Transfer the contents of ACCU 1 to a data word (right-hand byte)
Т	DW	N	N	N	59	36	81		1,4	Transfer the contents of ACCU 1 to a data word
Timer	Operations									
SP	Т	Υ	N	Y	125	74	147		1,9	Start a timer (stored in ACCU 1) as a signal-contracting pulse.
SE	Т	Υ	N	Y	125	74	147		1,9	Start a timer (stored in ACCU 1) as extended pulse (signal contracting and stretching).

For organization blocks (OB) For program blocks (PB)

Oper-	Permissible Operands	3 PLO reloaded				l ition Tir	me		Function
(STL)	I .		2	3	CPU 100	CPU 102	CPU 103 MA02	CPU 103 MA03	
Timer	Operations (cont.)						
SD	Т	Υ	N	Y	127	76	150	1,9	Start an on-delay timer (stored in ACCU 1).
SS	Т	Υ	N	Υ	127	76	150	1,9	Start a stored on-delay timer (stored in ACCU 1).
SF	Т	Υ	N	Y	125	74	144	1,9	Start an off-delay timer (stored in ACCU 1).
R	Т	Υ	N	Υ	126	75	96	1,9	Reset a timer.
Count	ter Operations	S							
CU	С	Υ	N	Υ	79	42	105	1,9	Counter counts up 1.
CD	С	Υ	N	Υ	92	31	117	1,9	Counter counts down 1.
S	С	Υ	N	Υ	118	67	141	1,9	Set counter.
R	С	Υ	N	Υ	69	12	96	1,9	Reset counter.
Arithr	metic Operatio	ons							
+F		N	N	N	55	26	1,6	0,8	Add two fixed-point numbers: ACCU 1+ACCU 2. CC 1/CC 0/OV are affected.
-F		N	N	N	58	23	1,6	0,8	Subtract one fixed-point number from another: ACCU 2 - ACCU 1. CC 1/CC 0/OV are affected.

For organization blocks (OB) For program blocks (PB)

Oper-	Permissible Operands	2 RL	O depe O affec O reloa	cted	typica Execu in µs	l Ition Tir	me		Function
(STL)	I - I I I I		3	CPU 100	CPU 102	CPU 103 MA02	CPU 103 MA03		
Comp	oarison Opera	tions	3						
!=F		N	Υ	N	79	24	1,6	0,8	Compare two fixed-point numbers for "equal to": If ACCU 2=ACCU 1, the RLO is "1". CC 1/CC 0 are affected.
> <f< td=""><td></td><td>N</td><td>Y</td><td>N</td><td>82</td><td>27</td><td>1,6</td><td>0,8</td><td>Compare two fixed-point numbers for "not equal to": If ACCU 2 ACCU 1, the RLO is "1". CC 1/CC 0 are affected.</td></f<>		N	Y	N	82	27	1,6	0,8	Compare two fixed-point numbers for "not equal to": If ACCU 2 ACCU 1, the RLO is "1". CC 1/CC 0 are affected.
>F		N	Y	Z	79	24	1,6	0,8	Compare two fixed-point numbers for "greater than": If ACCU 2 > ACCU 1, the RLO is "1". CC 1/CC 0 are affected.
>=F		N	Y	N	79	24	1,6	0,8	Compare two fixed-point numbers for "greater than or equal to": If ACCU 2 ACCU 1, the RLO is "1". CC 1/CC 0 are affected.
<f< td=""><td></td><td>N</td><td>Υ</td><td>N</td><td>82</td><td>27</td><td>1,6</td><td>0,8</td><td>Compare two fixed-point numbers for "less than": If ACCU 2 < ACCU 1, the RLO is "1". CC 1/CC 0 are affected.</td></f<>		N	Υ	N	82	27	1,6	0,8	Compare two fixed-point numbers for "less than": If ACCU 2 < ACCU 1, the RLO is "1". CC 1/CC 0 are affected.
<=F		N	Υ	N	82	27	1,6	0,8	Compare two fixed-point numbers for "less than or equal to": If ACCU 2 ACCU 1, the RLO is "1". CC 1/CC 0 are affected.
Block	Call Operation	ns							
JU	РВ	N	N	Υ	125	49	185	3,35	Jump unconditionally to a program block.
JU	FB	N	N	Y	147	49	187	3,35	Jump unconditionally to a function block.

For organization blocks (OB) For program blocks (PB)

Oper-	Permissible Operands	2 RL	O depe O affec O relo	cted	typica Execu in µs	l ition Tir	ne		Function	
(STL)		1	2	3	CPU 100	CPU 102	CPU 103 MA02	CPU 103 MA03		
Block	Call Operation	ns (cont.	.)						
JU	SB	N	N	Y			185	3,35	Jump unconditionally to a sequence block.	
JC	PB	Υ	Y1)	Υ	130	53	190	3,35	Jump conditionally to a program block.	
JC	FB	Υ	Y1)	Υ	152	53	196	3,35	Jump conditionally to a function block.	
JC	SB	Υ	Y1)	Υ		-	194	3,35	Jump conditionally to a sequence block.	
С	DB	N	N	N	70	28	79	1,75	Call a data block.	
G	DB	N	N	Y			233	182	Generate or delete a data block. The number of data words in the block must be stored in ACCU 1.	
Retur	n Operations									
BE		N	N	Υ	88	36	119	2,5	Block end (termination of a block)	
BEC		Υ	Y1)	Υ	90	38	121	2,5	Block end, conditional	
BEU		N	N	Y	88	36	119	2,5	Block end, unconditional (BEU cannot be used in organization blocks.)	
"No" Operations										
NOP 0		N	N	N	35	0	1,6	0,8	No operation (all bits reset)	

¹⁾ RLO is set to "1".

For organization blocks (OB) For program blocks (PB)

Oper-	•	2 RL	O depe O affec O reloa	cted	typica Execu in µs	l ition Tir	ne		Function
(STL)	·	1	2	3	CPU 100	CPU 102	CPU 103 MA02	CPU 103 MA03	
"No"	Operations (c	ont.)							
NOP 1		N	N	Z	35	0	1,6	0,8	No operation (all bits set)
Stop	Operations								
STP		N	N	N	35	1	53	25	Stop: scanning is still completed before a stop. Error ID "STS" is set in the ISTACK.
Displa	ay Generation	Ope	ratio	ns					
BLD 130		N	N	N	35	0	1,6	0,8	Display generation operation for the programmer: carriage return generates blank line.
BLD 131		N	N	Z	35	0	1,6	0,8	Display generation operation for the programmer: switch to statement list (STL).
BLD 132		N	N	N	35	0	1,6	0,8	Display generation operation for the programmer: switch to control system flowchart (CSF).
BLD 133		N	N	N	35	0	1,6	0,8	Display generation operation for the programmer: switch to ladder diagram (LAD).
BLD 255		N	N	N	35	0	1,6	0,8	Display generation operation for the programmer: terminate a segment.

For organization blocks (OB) For program blocks (PB)

Oper-	Permissible Operands	2 RL	O depe O affec O reloa	cted	typica Execu in µs	l ition Tir	ne			Function
(STL)		1	2	3	CPU 100	CPU 102	CPU 103 MA02		CPU 103 MA03	
Boole	an Logic Ope	ratio	ns							
A=	Formal operand L, Q, F, T, C	N	Y	N		1	202		151	AND operation: scan formal operand for "1". (Data type: BI)
AN=	Formal operand L, Q, F, T, C	N	Y	N			202		151	AND operation: scan formal operand for "0". (Data type: BI)
O=	Formal operand L, Q, F, T, C	N	Y	Z			202		151	OR operation: scan formal operand for "1". (Data type: BI)
ON=	Formal operand L, Q, F, T, C	N	Υ	N			202		151	OR operation: scan formal operand for "0". (Data type: BI)
AW		N	N	Z	53	19	1,6		0,8	Combine contents of ACCU 2 and ACCU 1 through logic AND (word operation). Result is stored in ACCU 1. CC 1/CC 0 are affected.
OW		N	N	N	53	19	1,6		0,8	Combine contents of ACCU 2 and ACCU 1 through logic OR (word operation). Result is stored in ACCU 1. CC 1/CC 0 are affected.
XOW		N	N	N	51	19	1,6		0,8	Combine contents of ACCU 2 and ACCU 1 through logic EXCLUSIVE OR (word operation). Result is stored in ACCU 1. CC 1/CC 0 are affected.
Bit Op	Bit Operations									
ТВ	T, C	N	Y	N			187		123	Test a bit of a timer or counter word for "1".

For organization blocks (OB) For program blocks (PB)

Oper-	Permissible Operands	2 RL	O depe O affec O reloa	cted	typica Execu in µs	I tion Tir	ne		Function
(STL)		1	2	3	CPU 100	CPU 102	CPU 103 MA02	CPU 103 MA03	
Bit Op	perations (con	t.)							
ТВ	D	N	Υ	Z			187	144	Test a bit of a data word for "1".
ТВ	RS	N	Υ	N		1	185	121	Test a bit of a data word in the system data area for "1".
TBN	T, C	N	Υ	N			188	124	Test a bit of a timer or counter word for "0".
TBN	D	N	Υ	N			188	145	Test a bit of a data word for "0".
TBN	RS	N	Y	N	-	-1	186	122	Test a bit of a data word in the system data area for "0".
SU	T, C	N	N	Υ	-		180	125	Set a bit of a timer or counter word unconditionally.
SU	D	N	N	Υ	-		183	146	Set a bit of a data word unconditionally.
RU	T, C	N	N	Υ			189	124	Reset a bit of a timer or counter word unconditionally.
RU	D	N	N	Υ			189	146	Reset a bit of a data word unconditionally.
Set/R	eset Operation	าร							
S=	Formal operand I, Q, F	Υ	N	Y		-1	202	151	Set a formal operand (when RLO=1). (Data type: BI)
RB=	Formal operand I, Q, F	Υ	N	Υ			203	152	Reset a formal operand (when RLO=1). (Data type: BI)

For organization blocks (OB) For program blocks (PB)

Oper-	Permissible Operands	2 RL	O depe O affec O reloa	cted	typica Execu in µs	ıl ıtion Tir	me		Function
(STL)		1	2	3	CPU 100	CPU 102	CPU 103 MA02	CPU 103 MA03	
Set/R	eset Operation	ıs (c	ont.)					
RD=	Formal operand T, C	Υ	N	Y			197	147	Reset a formal operand (digital) (when RLO=1).
==	Formal operand I, Q, F	Υ	N	Υ			202	151	Assign the value of the RLO to the status of the formal operand. (Data type: BI)
Timer	and Counter	Ope	ratio	ns					
FR	Т, С	Υ	N	Υ			98	1,9	Enable a timer/counter for cold restart. If RLO="1", - "FR T" restarts the timer - "FR C" sets, decrements, or increments the counter.
FR=	Formal operand T, C	Υ	N	Υ			194*	145*	Enable formal operand (timer/ counter) for cold restart (for detailed description, see "FR" operation).
SP=	Formal operand T	Υ	N	Υ			194*	145*	Start a timer (formal operand) as pulse with the value stored in ACCU 1.
SD=	Formal operand T	Υ	N	Υ			194*	145*	Start an on-delay timer (formal operand) with the value stored in ACCU 1.
SEC =	Formal operand T, C	Υ	N	Y			194*	145*	Start a timer (formal operand) as an extended pulse with the value stored in ACCU 1, or set a counter (formal operand) with the next count value indicated.

^{* +} Processing time for the substituted command

For organization blocks (OB) For program blocks (PB)

Oper-		2 RL	O depe O affec O reloa	cted	typica Execu in µs	l ition Tir	me		Function
(STL)	·	1	2	3	CPU 100	CPU 102	CPU 103 MA02	CPU 103 MA03	
Timer	and Counter	Оре	ratio	ns (d	cont.)				
SSU =	Formal operand T, C	Υ	N	Υ			194*	145*	Start a stored on-delay timer (formal operand) with the value stored in ACCU 1, or increment a counter (formal operand).
SFD =	Formal operand T, C	Υ	N	Υ	-	1	194*	145*	Start an off-delay timer (formal operand) with the value stored in ACCU 1, or decrement a counter (formal operand).
Load	and Transfer (Oper	ratio	ns					
L=	Formal operand I, Q, F, T, C	N	N	Z			142*	148*	Load the value of the formal operand into ACCU 1. (Data type: BY, W Additional actual operands: DL, DR, DW)
L	RS	N	N	N			77	61	Load a word from the system data area into ACCU 1.
LC=	Formal operand T, C	N	N	N			194*	145*	Load the value of the formal operand in BCD code into ACCU 1.
LW=	Formal operand	N	N	N		1	152	76	Load a formal operand bit pattern into ACCU 1. (Data type: D Parameter type: KC, KF, KH, KM, KS, KT, KY)
T=	Formal operand I, Q, F	N	N	N			195*	149*	Transfer the contents of ACCU 1 to the formal operand. (Data type: BY, W Additional actual operands: DR, DL, DW)

^{* +} Processing time for the substituted command

For organization blocks (OB) For program blocks (PB)

Oper-	-	2 RL	O depe O affec O reloa	cted	typica Execu in µs	l ition Tir	ne			Function
(STL)		1	2	3	CPU 100	CPU 102	CPU 103 MA02		CPU 103 MA03	
Conve	ersion Operati	ions								
CFW		N	N	N	42	4	1,6		0,8	Form the one's complement of ACCU 1.
CSW		N	N	N	60	23	1,6		0,8	Form the two's complement of ACCU 1. CC 1/CC 0 and OV are affected.
Shift (Operations									
SLW	Parameter n=0 15	N	N	Z	47+ n⋅10	12+ n⋅10	1,6		0,8	Shift the contents of ACCU 1 to the left by the value specified in the parameter. Unassigned positions are padded with zeros. CC 1/CC 0 are affected.
SRW	Parameter n=0 15	N	N	N	47+ n-10	12+ n⋅10	1,6		0,8	Shift the contents of ACCU 1 to the right by the value specified in the parameter. Unassigned positions are padded with zeros. CC 1/CC 0 are affected.
Jump	Operations							•		
JU =	Symb. address max. 4 charact.	N	N	N	62	2	1,6		0,8	Jump unconditionally to the symbolic address.
JC =	Symb. address max. 4 charact.	Υ	Y1)	Y	65	5	1,6		0,8	Jump conditionally to the symbolic address. (If the RLO is "0", it is set to "1".)
JZ =	Symb. address max. 4 charact.	N	N	Z	69	6	1,6		0,8	Jump if the result is zero. The jump is made only if CC 1=0 and CC 0=0. The RLO is not changed.

¹⁾ RLO is set to "1".

For organization blocks (OB) For program blocks (PB)

Oper-	Permissible Operanden	2 RL	O depo O affeo O relo	cted	typica Execu in µs	l ition Tir	ne		Function
(STL)		1	2	3	CPU 100	CPU 102	CPU 103 MA02	CPU 103 MA03	
Jump	Operations (d	ont.)						
JN =	Symb. address max. 4 charact.	N	N	N	69	10	1,6	0,8	Jump if the result is not zero. The jump is made only if CC 1 CC 0. The RLO is not changed.
JP =	Symb. address max. 4 charact.	N	N	Z	71	6	1,6	8,0	Jump if the sign of the result is "+". The jump is made only if CC 1=1 and CC 0=0. The RLO is not changed.
JM =	Symb. address max. 4 charact.	N	N	N	71	6	1,6	0,8	Jump if the sign of the result is "-". The jump is made only if CC 1=0 and CC 0=1. The RLO is not changed.
JO =	Symb. address max. 4 charact.	N	N	N	65	4	1,6	0,8	Jump on overflow. The jump is made only if the OVERFLOW bit is set. The RLO is not changed.
Other	Operations	•	•						
IA		N	N	N			58	24	Disable interrupt. Input/output interrupt or timer OB processing is disabled.
RA		N	N	N		1	58	26	Enable interrupt. This operation cancels the effect of IA.
D		N	N	N			49	0,9	Decrement the low byte (bits 0 to 7) of ACCU 1 by the value n (n=0 to 255).
I		N	N	N			49	0,9	Increment the low byte (bits 0 to 7) of ACCU 1 by the value n (n=0 to 255).

For organization blocks (OB) For program blocks (PB)

For function blocks (FB) For sequence blocks (SB)

Oper-	Permissible Operanden	2 RL	O depe O affec O reloa	cted	typica Execu in µs	l ition Tir	ne		Function
(AWL)		1	2	3	CPU 100	CPU 102	CPU 103 MA02	CPU 103 MA03	
Other	Operations (ont.)						
DO=	Formal operand	N	N	Y			252*	188*	Process a block. (Only C DB, JU OB, J U PB, JU FB, JU SB can be substituted.) Actual operands: C DB, JU OB, JU PB, JU FB, JU SB
DO	DW **	N	N	N			229	171	Process data word. The next operation is combined with the parameter specified in the data word (OR operation) and then carried out.
DO	FW **	N	N	N	-	1	179	138	Process flag word. The next operation is combined with the parameter specified in the flag word (OR operation) and then carried out.

^{* +} Processing time for the substituted command

A, AN, O, ON;

S, R, =;

FR T, RT, SF T, SD T, SP T, SS T, SE T; FR C, RC, SC, CU, CD C;

L, LC, T;

 $\mathsf{JU}, \mathsf{JC}, \mathsf{JZ}, \mathsf{JN}, \mathsf{JP}, \mathsf{JM}, \mathsf{JO}, \mathsf{SLW}, \mathsf{SRW};$

D, I;

C DB, T RS, TNB

^{**} Permissible operations:

System Operations (for CPU 102 and higher)

For organization blocks (OB) For program blocks (PB)

Oper-	Permissible Operanden	2 RL	O depe O affec O relo	cted	typica Execu in µs	II Ition Tir	me			Function
(STL)		1	2	3	CPU 100	CPU 102	CPU 103 MA02		CPU 103 MA03	
Set O	perations									
SU	RS	N	N	Υ			167		123	Set bit in system data area unconditionally.
RU	RS	N	N	Υ			167		123	Reset bit in system data area unconditionally.
Load	and Transfer	Oper	atio	ns						
LIR	0 (ACCU 1) 2 (ACCU 2)	N	N	N			105		76	Load the contents of a memory word (addressed by ACCU 1) indirectly into the register (0: ACCU 1; 2: ACCU 2).
TIR	0 (ACCU 1) 2 (ACCU 2)	N	N	Ν			85		61	Transfer the register contents (0: ACCU 1; 2: ACCU 2) indirectly into the memory word (addressed by ACCU 1).
TNB	Parameter n=0 255	N	N	N		13+ n·19 (48+ n·19)	97+ n-21	1 1	75+ n•16	Transfer a field byte by byte (number of bytes 0 to 255).
Т	RS	N	N	N			71		59	Transfer a word to the system data area.
Block	Call Operatio	ns a	nd R	Retur	n Ope	eratio	ns		'	
JU	ОВ	N	N	Υ			187		3,35	Call an organization block unconditionally.
JC	ОВ	Υ	Y1)	Υ			194		3,35	Call an organization block conditionally.

¹⁾ RLO is set to "1"

System Operations (for CPU 102 and Higher)

For organization blocks (OB)
For program blocks (PB)

Oper-	•	2 RL	O depe O affec O reloa	cted	typica Execu in µs	l ition Tir	ne		Function
(STL)	·	1	2	3	CPU 100	CPU 102	CPU 103 MA02	CPU 103 MA03	
Jump	Operation								
JUR		N	N	N			131	82	Jump at random within a function block (jump distance -32768 to + 32767)
Arithr	metic Operatio	ns							
ADD	BF	N	N	Ν			58	35	Add byte constant (fixed point) to ACCU 1.
ADD	KF	N	N	Ν			104	68	Add fixed-point constant (word) to ACCU 1.
Other	Operations								
STS		N	N	N					Stop operation. Program processing is interrupted immediately after this operation.
TAK		N	N	N			74	57	Swap the contents of ACCU 1 and ACCU 2.

Machine Code Listing

Explanation of the Indices

- + byte address
- + bit address
- + parameter address
- + timer number
- + constant + block number
- + word address
- + number of shifts
- k I
- + relative jump address
 + register address
 + block length in bytes
 + jump displacement (16 bits) m
- n + value
- + counter number

		Ma	chin	e Co	de			_	_
В	0	В	1	В	2	В	3	Oper- ation	Oper- and
L	R	L	R	L	R	L	R		
0	0	0	0					NOP 0	
0	1	0	0					CFW	
0	2	$0_{\rm d}$	$0_{\rm d}$					L	Т
0	3	0_{l}	$\mathbf{0_{l}}$					TNB	
0	4	0_{d}	$0_{\rm d}$					FR	Т
0	5	0	0					BEC	
0	6	0 _c	0 _c					FR=	
0	7	0 _c	0 _c					A=	
0	8	0	0					IA	
0	8	8	0					RA	
0	9	0	0					csw	
0	A	0 _a	0 _a					L	FY
0	В	0 _a	0 _a					Т	FY
0	С	0_{d}	0_{d}					LC	Т
0	D	0_{i}	0_{i}					JO=	

		Ма							
В	0	В	31	В	2	В	3	Oper- ation	Oper- and
L	R	L	R	L	R	L	R		
0	Е	0 _c	0 _c					LC=	
0	F	0 _c	0 _c					O=	
1	0	8	2					BLD	130
1	0	8	3					BLD	131
1	0	8	4					BLD	132
1	0	8	5					BLD	133
1	0	F	F					BLD	255
1	1	0 _n	0 _n					1	
1	2	0 _a	0 _a					L	FW
1	3	0 _a	0 _a					Т	FW
1	4	$0_{\rm d}$	0_{d}					SF	Т
1	5	0 _i	0 _i					JP=	
1	6	0 _c	0 _c					SFD=	
1	7	0 _c	0 _c					S=	
1	9	0 _n	0 _n					D	
1	С	$0_{\rm d}$	0_{d}					SE	Т
1	D	0_{f}	$0_{\rm f}$					JC	FB
1	Е	0 _c	0 _c					SEC=	
1	F	0 _c	0 _c					==	
2	0	0_{f}	0_{f}					С	DB
2	1	2	0					>F	
2	1	4	0					<f< td=""><td></td></f<>	
2	1	6	0					> <f< td=""><td></td></f<>	
2	1	8	0					!=F	
2	1	Α	0					>=F	

		Ma	chin	e Co	de				
В	0	В	1	В	2	В	3	Oper- ation	Oper- and
L	R	L	R	L	R	L	R		
2	1	С	0					<=F	
2	2	$0_{\rm g}$	$0_{\mathbf{g}}$					L	DL
2	3	$0_{\rm g}$	$0_{\rm g}$					Т	DL
2	4	$0_{\rm d}$	$0_{\rm d}$					SD	Т
2	5	0_{i}	0_{i}					JM=	
2	6	0 _c	0 _c					SD=	
2	7	0 _c	0 _c					AN=	
2	8	0 _e	0 _e					L	КВ
2	A	$0_{\rm g}$	0 _g					L	DR
2	В	$0_{\rm g}$	0 _g					Т	DR
2	С	$0_{\rm d}$	$0_{\rm d}$					SS	Т
2	D	$0_{\rm i}$	0_{i}					JU=	
2	Е	0 _c	0 _c					SSU=	
2	F	0 _c	0 _c					ON=	
3	0	0	1	0 _e	$0_{\rm e}$	0 _e	$0_{\rm e}$	L	кс
3	0	0	2	0 _e	0 _e	0 _e	$0_{\rm e}$	L	кт
3	0	0	4	0 _e	0 _e	0 _e	0 _e	L	KF
3	0	1	0	0 _e	0 _e	0 _e	0 _e	L	KS
3	0	2	0	0 _e	0 _e	0 _e	0 _e	L	KY
3	0	4	0	0 _e	0 _e	0 _e	0 _e	L	KH
3	0	8	0	0 _e	0 _e	0 _e	0 _e	L	KM
3	2	0 _g	0 _g					L	DW
3	3	$0_{\rm g}$	0 _g					Т	DW
3	4	$0_{\rm d}$	$0_{\rm d}$					SP	Т
3	5	$0_{\rm i}$	$0_{\rm i}$					JN=	
3	6	0 _c	0 _c					SP=	

		Ма	chin	e Co	de				
В	0	В	31	В	2	В	3	Oper- ation	Oper- and
L	R	L	R	L	R	L	R		
3	7	0 _c	0 _c					RB=	
3	С	$0_{\rm d}$	$0_{\rm d}$					R	Т
3	D	$0_{\rm f}$	0_{f}					JU	FY
3	E	0 _c	0 _c					RD=	
3	F	0 _c	0 _c					LW=	
4	0	0	0_{k}					LIR	
4	1	0	0					AW	
4	2	00	00					L	С
4	4	00	00					FR	С
4	5	$0_{\rm i}$	0 _i					JZ=	
4	6	0 _c	0 _c					L=	
4	8	0	$0_{\rm k}$					TIR	
4	9	0	0					ow	
4	A	0_a	0 _a					L	IB
4	Α	8 _a	0 _a					L	QB
4	В	0 _a	0 _a					Т	IB
4	В	8 _a	0 _a					Т	QB
4	С	00	00					LC	С
4	D	$0_{\rm f}$	0_{f}					JC	ОВ
4	Е	$0_{\rm g}$	0 _g					DO	FW
5	0	0 _e	0 _e					ADD	BF
5	1	0	0					XOW	
5	2	0 _a	0 _a					L	IW
5	2	8 _a	0 _a					L	QW
5	3	0 _a	0 _a					Т	IW
5	3	8 _a	0 _a					Т	QW

		Ma	chin	e Co	de				
В	0	В	1	В	2	В	3	Oper- ation	Oper- and
L	R	L	R	L	R	L	R		
5	4	00	00					CD	С
5	5	$0_{\rm f}$	$0_{\rm f}$	0 _e	0 _e	0 _e	0 _e	JC	РВ
5	8	0	0					ADD	KF
5	9	0	0					-F	
5	С	00	00					s	С
5	D	$0_{\rm f}$	$\mathbf{0_f}$					JC	SB
6	1	$0_{\rm h}$	$0_{\rm h}$					SLW	
6	2	$0_{\rm g}$	0_{g}					L	RS
6	3	$0_{\rm g}$	$0_{\rm g}$					Т	RS
6	5	0	0					BE	
6	5	0	1					BEU	
6	6	0 _c	0 _c					T=	
6	9	$0_{\rm h}$	$0_{\rm h}$					SRW	
6	С	00	00					CU	С
6	D	$0_{\rm f}$	$0_{\rm f}$					JU	ОВ
6	Е	$0_{\rm g}$	0_{g}					DO	DW
7	0	0	0					STS	
7	0	0	2					TAK	
7	0	0	3					STP	
7	0	0	В					JUR	
7	0	1	5	С	0	00	00	ТВ	С
7	0	1	5	8	0	00	00	TBN	С
7	0	1	5	4	0	00	00	SU	С
7	0	1	5	0	0	00	00	RU	С
7	0	2	5	С	0	0_{d}	0_{d}	ТВ	Т
7	0	2	5	8	0	$0_{\rm d}$	$0_{\rm d}$	TBN	Т

		Ma	chin	e Co	de				
В	0	В	1	В	2	В	3	Oper- ation	Oper- and
L	R	L	R	L	R	L	R		
7	0	2	5	4	0	$0_{\rm d}$	$0_{\rm d}$	SU	Т
7	0	2	5	0	0	$0_{\rm d}$	$0_{\rm d}$	RU	Т
7	0	4	6	С	0 _b	$0_{\rm g}$	$0_{\rm g}$	тв	D
7	0	4	6	8	$0_{\rm b}$	$0_{\rm g}$	$0_{\rm g}$	TBN	D
7	0	4	6	4	$0_{\rm b}$	$0_{\rm g}$	$0_{\rm g}$	SU	D
7	0	4	6	0	0 _b	$0_{\rm g}$	0_{g}	RU	D
7	0	5	7	С	0 _b	$0_{\rm g}$	0_{g}	тв	RS
7	0	5	7	8	0 _b	$0_{\rm g}$	0_{g}	TBN	RS
7	0	5	7	4	0 _b	$0_{\rm g}$	0_{g}	SU	RS
7	0	5	7	0	$0_{\rm b}$	$0_{\rm g}$	$0_{\mathbf{g}}$	RU	RS
7	2	$0_{\rm d}$	0_{d}					L	РВ
7	3	$0_{\rm d}$	$0_{\rm d}$					Т	РВ
7	5	$0_{\rm f}$	0_{f}					JU	РВ
7	6	0 _c	0 _c					DO=	
7	8	0	5	0	0	$0_{\rm f}$	0_{f}	G	DB
7	9	0	0					+F	
7	A	0 _a	0 _a					L	PW
7	В	0 _a	0 _a					Т	PW
7	С	00	00					R	С
7	D	0_{f}	$0_{\rm f}$					JU	SB
8	0 _b	0 _a	0 _a					Α	F
8	8 _b	0 _a	0 _a					0	F
9	0 _b	0 _a	0 _a					s	F
9	8 _b	0 _a	0 _a					=	F
Α	0 _b	0 _a	0 _a					AN	F
Α	8 _b	0 _a	0 _a					ON	F

		Ma							
В	0	В	1	В	2	В3		Oper- ation	Oper- and
L	R	L	R	L	R	L	R		
В	$0_{\rm b}$	0 _a	0 _a					R	F
В	8	00	00					Α	С
В	9	00	00					0	С
В	A	0	0					A(
В	В	0	0					O(
В	С	00	00					AN	С
В	D	00	00					ON	С
В	F	0	0)	
С	0 _b	0 _a	0 _a					Α	1
С	$0_{\rm b}$	8 _a	0 _a					Α	Q
С	8 _b	0 _a	0 _a					0	I
С	8 _b	8 _a	0 _a					0	Q
D	0 _b	0 _a	0 _a					S	I
D	0 _b	8 _a	0 _a					S	Q
D	8 _b	0 _a	0 _a					=	1
D	8 _b	8 _a	0 _a					=	Q
Е	0 _b	0 _a	0 _a					AN	I
Е	0 _b	8 _a	0 _a					AN	Q
Е	8 _b	0 _a	0 _a					ON	1
Е	8 _b	8 _a	0 _a					ON	Q
F	0 _b	0 _a	0 _a					R	I
F	0 _b	8 _a	0 _a					R	Q
F	8	$0_{\rm d}$	0_{d}					Α	Т
F	9	0_{d}	0_{d}					0	Т
F	A	0 _i	0 _i					JC=	
F	В	0	0					0	

		Ma	_	_					
В	0	В	1	В	32 B3		Oper- ation	Oper- and	
L	R	L	R	L	R	L	R		
F	С	0_{d}	0_{d}					AN	Т
F	D	$0_{\rm d}$	0_{d}					ON	Т
F	F	F	F					NOP 1	

Alphabetical Index of Operations

Operation	Page	Operation	Page
A	6, 47, 48	FR	28, 42, 45
A(6, 48	FR=	28, 42
A=	24, 42, 44	G	20, 47
ADD	40, 45, 46	I	34, 43
AN	6, 47-49	IA	34, 42
AN=	24, 44	JC	20, 38, 43-46
AW	24, 45	JC=	32, 48
BE	20, 46	JM=	34, 44
BEC	20, 42	JN=	34, 44
BEU	20, 46	JO=	34, 42
BLD 130	22, 43	JP=	34, 43
BLD 131	22, 43	JU	18, 20, 38,
			45-47
BLD 132	22, 43	JUR	40, 46
BLD 133	22, 43	JU=	32, 44
BLD 255	22, 43	JZ=	32, 45
С	20, 43	L	8, 10, 12, 30,
			42-47
CD	16, 46	L=	30, 45
CFW	32, 42	LC	12, 42, 45
csw	32, 42	LC=	30, 43
CU	16, 46	LIR	38, 45
D	34, 43	LW=	30, 45
DO	36, 45, 46	NOP 0	20, 42
DO=	36, 47	NOP 1	22, 49

Operation	Page	Operation	Page
0	6, 43, 47, 48	SS	16, 44
0(6, 48	SSU=	30, 44
0=	24, 43	STP	22, 46
ON	6, 47-49	STS	40, 46
ON=	24, 44	SU	26, 38, 46, 47
ow	24, 45	Т	12, 14, 38,
			42-47
R	8, 16, 45-48	T=	30, 46
RA	34, 42	TAK	40, 46
RB=	26, 45	ТВ	24, 26, 46, 47
RD=	28, 45	TBN	26, 46, 47
RU	26, 38, 46, 47	TIR	38, 45
S	6, 16, 46-48	TNB	38, 42
S=	26, 43	xow	24, 45
SD	16, 44)	6, 48
SD=	28, 44	=	8, 47, 48
SE	14, 43	==	28, 43
SEC=	28, 43	+F	16, 47
SF	16, 43	- F	16, 46
SFD=	30, 43	!=F	18, 43
SP=	28, 44	>F	18, 43
SLW	32, 46	>=F	18, 43
SP	14, 44	> <f< td=""><td>18, 43</td></f<>	18, 43
JUR	40, 46	<f< td=""><td>18, 43</td></f<>	18, 43
SRW	32, 46	<=F	18, 44

Integral Blocks

Intregral Organisation Blocks

OB-No.	Function	OB ir	ntegrat CPU	ed in				
		100	102	103				
	program the OB. ting system calls up the OB.							
OB1	Cyclic program processing							
Interrupt-o	driven program processing							
OB2	Interrupt-driven program processing							
OB13	Cyclic program processing							
Handling s	start-up procedures							
OB21	When starting manually (STOP to RUN)							
OB22	When power returns							
Handling _I	programming errors and device	errors						
OB34	Battery failure							
1	The OB is already programmed. You must call up the OB.							
OB31	Scan time triggering							
OB251	PID control algorithm							

OB is ready or is supported by the operating system

Integral Function Blocks

FB-No.	Function	FB ii	FB integrated in CPU	
		100	102	103
FB240	4-tetrad BCD code converter			
FB241	16-bit fxed-point converter			
FB242	16-bit binary multiplier			
FB243	16-bit binary divider			
FB250	Read analog value			
FB251	Output analog value			



Integral Data Block 1

Titegrai Data Block i	1	1		
Parameter	Argument	Meaning		
Block	ID: SL1:	SINEC L1		
SLN p SF DBx DWy EF DBxDWy KBE MBy KBS MBy PGN p		Slave number Location of Send Mailbox Location of Receive Mailbox Location of Coordination Byte "Receive" Location of Coordination Byte "Send" Programmer bus number		
p=1 30	x=2 255	y=0 255		
Block	D: SDP:	System-Dependent-Parameter		
WD	D	Number of timers being processed (Watch-Dog-Timer)		
p=1 2550				
Block	D: TFB:	Timer-Funktions-Baustein		
OB13	р	Intervals (ms) at which OB13 is called up and is processed		
p=0 655350 (State in 10 ms	steps)			
Block	D: CLP:	Clock-Parameters		
CF CLK	p DBxDWy,MWz,EWv or AWv	Inputting the correction factor (Correction Factor) Location of the clock data (CLocK Data)		
STW	DBxDWy,MWz,EWv or AWv	Location of the status word (<i>ST</i> atus <i>W</i> ord)		
STP	J/Y/N	Updating the clock during STOP (SToP)		
SAV	J/Y/N	Saving the clock time after the last change from RUN to STOP or Power OFF (<i>SAV</i> e)		
OHE SET	J/Y/N wd dd.mm.yy	Enabling the operating hours counter (<i>O</i> peration <i>H</i> our counter <i>E</i> nable) Setting the clock time and date		
TIS	hh:mn:ss ¹ AM/PM ² wd dd.mm.	Setting the prompting time (Timer Interrupt Set)		
OHS	hh:mn:ss1 AM/PM2 hhhhhh:mn:ss1	Setting the operating hours counter (<i>O</i> peration <i>H</i> our counter <i>S</i> et)		
wd=1 7 (weekday=Sun Sa dd=01 31 (day) mm=0112 (month) yy=0 99 (year) hh=00 23 (hours)	at)	mn=00 59 (minutes) x=2 255 ss=00 59 (seconds) y=0 255 hhhhhh=0 999999 (hours) z=0 254 p=- 400 400 j/J=ja (yes) v=0 126 y/Y=yes		

If an argument such as seconds, for example, is not to be entered, input XX. The clock continues to run with the updated data. The TIS parameter block does not acknowledge this argument.

If you input AM or PM after the clock time, the clock runs in the 12-hour mode. If you omit this argument, the clock runs in the 24-hour mode. You must use the same time mode in the SET and TIS parameter blocks.

Evaluation of CC 1 and CC 0

CC 1	CC 0	Arith- metic Oper- ations	Digital Logic Oper- ations	Comparison Operations	Shift Oper- ations	Conversion Operations
0	0	Result =0	Result =0	ACCU 2 = ACCU 1	shifted bit =0	-
0	1	Result <0	-	ACCU 2 < ACCU 1	-	Result <0
1	0	Result >0	Result 0	ACCU 2 > ACCU 1	shifted bit =1	Result >0

Siemens AG AUT E1114B Postfach 1963 Werner-von-Siemens-Str. 50

D-92209 Amberg Fed. Rep. of Germany

Should you come across any printing errors when reading this publication, we would ask you to inform us using this form. We would also welcome any suggestions you may have for improvement

From

Name

Company/Department

Address

Telephone

Publication:

Programmable Controller

SIMATIC S5-100U (CPU 100/102/103)

Reference Guide

Order No.: 6ES5 997-8MA21

Suggestions / Corrections:

Siemens AG Automation Group Industrial Automation Systems Postfach 4848, 8500 Nürnberg 1

© Siemens AG 1992 Subject to change without prior notice

Siemens Aktiengesellschaft

Order No. 6ES5 997-8MA21 Printed in the Fed. Rep. of Germany